Computeruser.com
Latest News

Synopsys Galaxy Implementation Platform Addresses Gigascale Design

MOUNTAIN VIEW, Calif. Jan. 31, 2011

Increasing demand for consumer electronics, like smartphones, media tablets and Internet-connected HDTVs, is driving semiconductor companies to rapidly implement massively integrated, multimillion-instance Gigascale IC designs. Thanks to the convergence of logic synthesis, physical implementation and signoff into an integrated platform, Synopsys’ Galaxy Platform delivers the scalability and throughput that are essential to implement the largest ICs, designed for the most advanced process technologies. Key components of the Galaxy Platform include:

  • Design Compiler® Graphical with IC Compiler: Provides faster RTL-to-physical convergence from initial design exploration through concurrent multi-corner/multi-mode (MCMM) optimization, and closure for timing, power, testability and area;
  • IC Compiler’s Zroute technology: Offers concurrent design for manufacturability (DFM) routing for advanced process technologies. Coupled with In-Design physical verification via IC Validator enables the fastest multicore, lithography-aware routing and delivers full compliance with complex DRC rules required for advanced silicon nodes; and
  • PrimeTime® HyperScale technology: Speeds block-level timing closure in the context of the top-level design, dramatically accelerating signoff of complex, hierarchical designs.

Among core technology enhancements, the Galaxy 2010.12 release delivers significant runtime and capacity improvements, including:

  • RTL Synthesis
    • Reduction of total negative timing slack in DC Ultra™ averaging 25 percent, resulting in increased design closure predictability
  • Physical Implementation
    • Extended on-demand loading (ODL) technology in IC Compiler for two to three times (2-3X) faster top-level physical design closure
    • Seven times (7X) faster In-Design automatic DRC repair
  • Signoff
    • Twenty percent runtime and memory improvements in PrimeTime
    • New capabilities in PrimeTime to support SPICE-accurate clock mesh analysis, an essential technology required for designs with embedded processor cores
    • Enhancements to PrimeTime HyperScale technology delivering runtime efficiencies for designs with multiply-instantiated blocks
    • One-and-a-half times (1.5X) faster parasitic extraction with StarRC™
  • RTL-to-GDSII
    • New buffer tree creation and aggressive area recovery techniques result in an average 10 percent reduction in buffer and inverter cells, providing power, routability and area improvements.

Antun Domic

Availability

http://solvnet.synopsys.com

About Synopsys

Mountain View, California North America Europe Japan Asia India http://www.synopsys.com/

Synopsys, Galaxy, DC Ultra, Design Compiler, PrimeTime, SolvNet and StarRC are registered trademarks or trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

Editorial Contact:

Sheryl Gulizia

Synopsys, Inc.

650-584-8635

[email protected]

Lisa Gillette-Martin

MCA, Inc.

650-968-8900 ext. 115

[email protected]

SOURCE Synopsys, Inc.

Leave a comment

seks shop - izolasyon
basic theory test book basic theory test